Jump to content

MOS Technology 6502: Revision history

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

12 May 2025

  • curprev 02:4502:45, 12 May 2025 imported>RastaKins 120,521 bytes +120,521 →Detailed behavior: Negative-logic wired-OR looks looks the same as positive-logic wired-AND. NMI is falling-edge sensitive which would be negative logic. Wired-OR NMI could be possible if it can be guaranteed that multiple interrupt sources cannot be active simultaneously.
Retrieved from "https://wiki.niidae.com/index.php/MOS_Technology_6502"