Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
Memory address register
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
{{Short description|CPU register}} {{Refimprove|date=July 2016}} In a [[computer]], the '''memory address register''' ('''MAR''')<ref>{{Cite web|url=https://www.cs.umd.edu/class/sum2003/cmsc311/Notes/Overall/mar.html|title=Understanding the MAR and the MDR|website=www.cs.umd.edu|access-date=2017-01-20|url-status=dead|archive-url=https://web.archive.org/web/20170328171842/http://www.cs.umd.edu/class/sum2003/cmsc311/Notes/Overall/mar.html|archive-date=2017-03-28}}</ref> is the [[Central processing unit|CPU]] [[Hardware register|register]] that either stores the [[memory address]] from which data will be fetched to the CPU registers, or the address to which data will be sent and stored via [[system bus]]. In other words, this register is used to access data and instructions from memory during the execution phase of instruction. MAR holds the memory location of data that needs to be accessed. When reading from memory, data addressed by MAR is fed into the [[Memory data register|MDR]] (memory data register) and then used by the CPU. When writing to memory, the CPU writes data from MDR to the memory location whose address is stored in MAR. MAR, which is found inside the CPU, goes either to the RAM ([[random-access memory]]) or cache. The MAR register is half of a minimal interface between a [[microprogram]] and [[computer storage]]; the other half is a [[Memory data register|MDR]]. In general, MAR is a parallel load register that contains the next memory address to be manipulated, for example the next address to be read or written. ==References== {{Reflist}} {{DEFAULTSORT:Memory Address Register}} [[Category:Digital registers]] {{Compu-hardware-stub}}
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Templates used on this page:
Template:Cite web
(
edit
)
Template:Compu-hardware-stub
(
edit
)
Template:Refimprove
(
edit
)
Template:Reflist
(
edit
)
Template:Short description
(
edit
)
Search
Search
Editing
Memory address register
Add topic