Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
Instruction register
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
{{Short description|Register in a CPU control unit holding the currently-executing instruction}} {{Use American English|date = March 2019}} In [[computing]], the '''instruction register''' ('''IR''') or '''current instruction register''' ('''CIR''') is the part of a [[Central processing unit|CPU]]'s [[control unit]] that holds the instruction currently being executed or decoded.<ref>{{cite book|author1=John L. Hennessy|author-link1=John L. Hennessy|author2=David Patterson|author-link2=David Patterson (scientist)|year=1990|title=Computer Architecture: a quantitative approach|publisher=Morgan Kaufmann Publishers|location=Palo Alto, USA|isbn=1-55860-069-8}}</ref> In simple processors, each instruction to be executed is loaded into the instruction register, which holds it while it is decoded, prepared and ultimately executed, which can take several steps. Some of the complicated processors use a [[instruction pipeline|pipeline of instruction registers]] where each stage of the pipeline does part of the decoding, preparation or execution and then passes it to the next stage for its step. Modern processors can even do some of the steps out of order as decoding on several instructions is done in parallel. Decoding the [[op-code]] in the instruction register includes determining the instruction, determining where its operands are in memory, retrieving the operands from memory, allocating processor resources to execute the command (in [[superscalar|super scalar]] processors), etc. The output of the IR is available to control circuits, which generate the timing signals that control the various processing elements involved in executing the instruction. In the [[instruction cycle]], the instruction is loaded into the instruction register after the processor fetches it from the memory location pointed to by the [[program counter]]. ==References== {{Reflist}} * M. Mano, Computer System Architecture (Prentice Hall, 3rd Ed, 1992) {{Computer hardware stub}}{{Processor technologies}} {{DEFAULTSORT:Instruction Register}} [[Category:Digital registers]]
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Templates used on this page:
Template:Cite book
(
edit
)
Template:Computer hardware stub
(
edit
)
Template:Processor technologies
(
edit
)
Template:Reflist
(
edit
)
Template:Short description
(
edit
)
Template:Use American English
(
edit
)
Search
Search
Editing
Instruction register
Add topic