Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
Freescale 683XX
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
[[File:Ic-photo-Motorola--MC68302FC180-(CPU).jpg|thumb|Motorola MC68302 microcontroller]] [[File:Motorola 68302 die.JPG|thumb|Motorola MC68302 die]] [[File:XC68360RC25B.jpg|thumb|XC68360RC25B CPU in PGA]] {{onesource|date=July 2018}} The '''Freescale 683xx''' (formerly '''Motorola 683xx''') is a family of compatible [[microcontroller]]s by [[Freescale]] that use a [[Motorola 68000]]-based [[central processing unit|CPU]] core. The family was designed using a [[hardware description language]], making the parts synthesizable, and amenable to improved fabrication processes, such as die shrinks. There are two CPU cores used in the 683xx family: the [[Motorola 68EC000|68EC000]] and the CPU32. The instruction set of the CPU32 core is similar to the [[Motorola 68020|68020]] without [[bitfield]] instructions, and with a few instructions unique to the CPU32 core, such as table lookup and interpolate instructions, and a low-power stop mode. The modules of the microcontroller were designed independently and released as new CPUs could be tested. This process let the architects perform "design-ahead" so that when silicon technologies were available, Motorola had designs ready to implement and go to market. Many of these submodules have been carried forward into the [[Motorola_Coldfire|Coldfire]] line of processors. The microcontrollers consist of a series of modules, connected by an internal bus: *A [[dynamic logic (digital logic)#Static versus dynamic logic| fully static]] CPU core, capable of running at any clock speed from dead stop to maximum rated speed (25 or 33 MHz). *A CPU core designed to minimize transistors while maximizing performance. *A high-speed clocked serial interface for debugging called [[in-circuit emulator|background debug mode]] (BDM). The 683xx-series was the first to have a clocked serial interface to the CPU to perform debugging. Now, many CPUs use a standard serial test interface, usually [[JTAG]], for this purpose. *The SIM (System Integration Module), which eliminates much [[glue logic]] by providing chip selects and address decoding. The SIM also provides a clock generator, watchdogs for various system operations, configuration of processor pins, a periodic timer, and an interrupt controller. Other modules available on various processors in the 683xx family are: *The Timing Processor Unit (TPU), which performs almost any timing related task: timers, counters, proportional pulse width control, pulse width measurement, pulse generation, stepper motor controllers, quadrature detection, etc. Freescale gives the development system and [[source code|code]] away for free. *An auxiliary [[random-access memory]] (RAM) doubles as a programmable microcontroller store for the TPU. *Some early models have two conventional counter-timers. *A general purpose timer (GPT) module provides pulse accumulators, capture/compare, and [[pulse-width modulation]] capabilities. *Some models have a [[network interface processor]] in the form of a [[Communication Processor Module|communication processor module]] (CPM) and serial communications controllers (SCC) which can be interfaced to [[Ethernet]] or [[HDLC]] busses. *Most models have a queued serial module (QSM) which provides both synchronous [[Serial Peripheral Interface]] (SPI), and logic-level [[RS-232]] [[UART]] capabilities. Motorola announced the 68341 and 68349 processors in 1993. The 68349, known as the ''Dragon I'' was designed to run the [[Magic Cap]] platform from [[General Magic]] for use in personal communicator devices. The 68341 was aimed at home entertainment and educational systems such as the [[Philips]] [[CD-i]] and in low-cost, low-power solutions generally.<ref name="macweek19930524_motorola">{{ cite magazine | url=https://archive.org/details/MacWEEKV07N21/page/n3/mode/1up | title=Motorola post processor plans | magazine=MacWEEK | last1=Norr | first1=Henry | date=24 May 1993 | access-date=6 May 2024 | pages=4 }}</ref> ==See also== * [[QUICC]] (Quad Integrated Communications Controller) ==References== {{reflist}} ==External links== *[https://web.archive.org/web/20131215030355/http://www.freescale.com/webapp/sps/site/taxonomy.jsp?code=DR68K68K683 Freescale M683xx processors] {{Motorola microcontrollers}} [[Category:Freescale Semiconductor microcontrollers]] [[Category:Motorola microcontrollers]] [[Category:68k microprocessors]]
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Templates used on this page:
Template:Cite magazine
(
edit
)
Template:Motorola microcontrollers
(
edit
)
Template:Onesource
(
edit
)
Template:Reflist
(
edit
)
Search
Search
Editing
Freescale 683XX
Add topic