Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
HyperTransport
(section)
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
=== Multiprocessor interconnect === Another use for HyperTransport is as an interconnect for [[Non-Uniform Memory Access|NUMA]] [[multiprocessor]] computers. AMD used HyperTransport with a proprietary [[cache coherency]] extension as part of their Direct Connect Architecture in their [[Opteron]] and [[Athlon 64 FX]] ([[AMD Quad FX platform|Dual Socket Direct Connect (DSDC) Architecture]]) line of processors. [[#Infinity Fabric|Infinity Fabric]] used with the [[EPYC]] server CPUs is a superset of HyperTransport. The [[HORUS interconnect]] from [[Newisys]] extends this concept to larger clusters. The Aqua device from 3Leaf Systems virtualizes and interconnects CPUs, memory, and I/O.
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Search
Search
Editing
HyperTransport
(section)
Add topic