Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
Phase-locked loop
(section)
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
===Performance parameters=== {{main|Phase-locked loop ranges}} *Type and order. *[[Pll ranges|Frequency ranges]]: hold-in range (tracking range), pull-in range (capture range, acquisition range), lock-in range.<ref name=Leonov2015>{{cite journal | last1=Leonov | first1=G. A. | last2=Kuznetsov | first2=N. V. | last3=Yuldashev | first3=M. V. | last4=Yuldashev | first4=R. V. | title=Hold-in, pull-in, and lock-in ranges of PLL circuits: rigorous mathematical definitions and limitations of classical theory. | journal=IEEE Transactions on Circuits and Systems I: Regular Papers | publisher=IEEE | volume=62 | issue=10 | pages=2454β2464 | doi=10.1109/TCSI.2015.2476295 |arxiv=1505.04262 | year=2015 | s2cid=12292968 }}</ref> See also [[Floyd M. Gardner#Gardner's problem on the lock-in range|Gardner's problem on the lock-in range]], [[William F. Egan#Egan's conjecture on the pull-in range of type II APLL|Egan's conjecture on the pull-in range of type II APLL]], [[Andrew Viterbi#Viterbi's problem on the coincidence of PLL ranges|Viterbi's problem on the PLL ranges coincidence]]. *Loop bandwidth: Defining the speed of the control loop. *Transient response: Like overshoot and settling time to a certain accuracy (like 50 ppm). *Steady-state errors: Like remaining phase or timing error. *Output spectrum purity: Like sidebands generated from a certain VCO tuning voltage ripple. *Phase-noise: Defined by noise energy in a certain frequency band (like 10 kHz offset from carrier). Highly dependent on VCO phase-noise, PLL bandwidth, etc. *General parameters: Such as power consumption, supply voltage range, output amplitude, etc.
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Search
Search
Editing
Phase-locked loop
(section)
Add topic