Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
Opteron
(section)
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
===Opteron (45 nm SOI)=== ====Quad-core β ''Shanghai'' (23xx, 83xx) 2370/8370 and above, ''Suzuka'' (13yy) 1381 and above==== * CPU steppings: C2 * L3 cache: 6 MB, shared * Clock rate: 2.3–2.9 GHz * HyperTransport 1.0, 3.0 * 20% reduction in idle power consumption<ref>{{Cite web|url=https://arstechnica.com/gadgets/2008/05/aray-of-sunshine-amd-talks-shanghai-performance-roadmap/|title=AMD talks Shanghai performance, features, roadmap to 2010|first=Joel|last=Hruska|date=May 7, 2008|website=Ars Technica}}</ref> * support for DDR2 800 MHz memory (Socket F)<ref name="auto">[https://www.amd.com/us-en/assets/content_type/DownloadableAssets/43410D_FastFacts_WEB.pdf Fast Facts AMD] {{dead link|date=February 2023}}</ref> * support for DDR3 1333 MHz memory (Socket AM3) ====6-core β ''Istanbul'' (24xx, 84xx)==== Released June 1, 2009. * CPU steppings: D0 * L3 cache: 6 MB, shared * Clock rate: 2.2–2.8 GHz * HyperTransport 3.0 * HT Assist * Support for DDR2 800 MHz memory <ref name="auto"/> ====8-core β ''Magny-Cours'' MCM (6124β6140)==== Released March 29, 2010. * CPU steppings: D1 * Multi-chip module consisting of two quad-core dies * L2 cache: 8 Γ 512 KB * L3 cache: 2 Γ 6 MB, shared * Clockrate: 2.0–2.6 GHz * Four HyperTransport 3.1 at 3.2 GHz (6.40 GT/s) * HT Assist * Support for DDR3 1333 MHz memory * [[Socket G34]] ==== 12-core β ''Magny-Cours'' MCM (6164-6180SE)==== Released March 29, 2010 * CPU steppings: D1 * Multi-chip module consisting of two hexa-core dies * L2 cache, 12 Γ 512 KB * L3 cache: 2 Γ 6 MB, shared * Clock rate: 1.7–2.5 GHz * Four HyperTransport 3.1 links at 3.2 GHz (6.40 GT/s) * HT Assist * Support for DDR3 1333 MHz memory * [[Socket G34]] ====Quad-core β ''Lisbon'' (4122, 4130)==== Released June 23, 2010 * CPU steppings: D0 * L3 cache: 6 MB * Clock rate: 2.2 GHz (4122), 2.6 GHz (4130) * Two HyperTransport links at 3.2 GHz (6.40 GT/s) * HT Assist * Support for DDR3-1333 memory * [[Socket C32]] ====Hex-core β ''Lisbon'' (4162β4184)==== Released June 23, 2010 * CPU steppings: D1 * L3 cache: 6 MB * Clock rate: 1.7β2.8 GHz * Two HyperTransport links at 3.2 GHz (6.40 GT/s) * HT Assist * Support for DDR3-1333 memory * [[Socket C32]]
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Search
Search
Editing
Opteron
(section)
Add topic
