Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
MOS Technology 6510
(section)
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
==Variants== [[Image:6510 CPU Pinout.svg|thumb|300px|Pin configuration of the most common variation of the 6510 CPU (/HALT in this image refers to the RDY pin.)]] === MOS 8500 {{anchor|8500}} === In 1985, MOS produced the '''8500''', an [[HMOS]] version of the 6510. Other than the process modification, it is virtually identical to the [[NMOS logic|NMOS]] version of the 6510. The 8500 was originally designed for use in the modernised C64, the C64C. However, in 1985, limited quantities of 8500s were found on older NMOS-based C64s. It finally made its official debut in 1987, appearing in a motherboard using the new 85xx HMOS chipset. === MOS 7501/8501 {{anchor|7501|8501}} === [[File:MOS8501R1.jpg|thumb|MOS 8501 CPU]] The '''7501/8501''' variant of the 6510 was introduced in 1984.<ref name="auto">[http://plus4world.powweb.com/hardware/MOS_75018501 Hardware β MOS 7501/8501]</ref> Compared to the 6510, this variant extends the number of I/O port pins from 6 to 8, but omits the pins for non-maskable interrupt and clock output.<ref>[https://ist.uwaterloo.ca/~schepers/MJK/7501.html CPU 7501 / 8501]</ref> It is used in Commodore's [[Commodore 16|C16]], [[Commodore 16|C116]] and [[Commodore Plus/4|Plus/4]] home computers, where its I/O port controls not only the [[Commodore Datasette|Datasette]] but also the [[Commodore 1541#Interface|CBM Bus]] interface. The main difference between 7501 and 8501 CPUs is that they were manufactured with slightly different processes: 7501 was manufactured with [[HMOS|HMOS-1]] and 8501 with HMOS-2.<ref name="auto"/> === MOS 8502 {{anchor|8502}} === {{mainarticle|MOS Technology 8502}} The 2 [[Hertz|MHz]]-capable [[MOS Technology 8502|8502]] variant is used in the [[Commodore 128]]. All these CPUs are [[opcode]] compatible (including [[illegal opcode|undocumented opcodes]]).<ref>{{cite web|url=http://www.oxyron.de/html/opcodes02.html|title=6502/6510/8500/8502 Opcodes|last=Graham|website=www.oxyron.de}}</ref> === MOS 6510T {{anchor|6510T}} === The [[Commodore 1551]] disk drive (for the [[Commodore Plus/4]]) uses the '''6510T''', a version of the 6510 with eight I/O lines. The [[Non-maskable interrupt|NMI]] and RDY signals are not available.
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Search
Search
Editing
MOS Technology 6510
(section)
Add topic