Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
Counter (digital)
(section)
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
===Signals=== [[File:Digital counter signals.jpg|thumb|Common signals on digital counters]] Every counter has a fundamental group of signals common to state machines: * Clock (input) - triggers state change upon rising or falling edge (known as the ''active edge''<ref name="Keslin">{{cite book |last1=Keslin |first1=Hubert |title=Top-down Digital VLSI Design: From Architectures to Gate-Level Circuits and FPGAs |date=2014 |publisher=Morgan Kaufmann |isbn=0128007729}}</ref>). * Reset (input) β sets count to zero. Some IC manufacturers name this signal "clear" or "master reset (MR)". Depending on the counter design, this signal may be asynchronous or synchronous. * Count (output) - bit vector representing the accumulated count. Depending on the counter design, this may be the current state (flip-flop outputs) or an encoding of the current state. In addition to Clock and Reset, many counters provide other input signals such as: * Enable β allows or inhibits counting. Sometimes this is labeled ''CE'' (count enable). * Direction β determines whether count will increment or decrement. * Data β parallel input data which represents a particular count value. * Load β copies parallel input data to the counter. This typically takes precedence over Enable if both Load and Enable are asserted.<ref name="AMD"/> Counter inputs are in many cases synchronous, meaning that they only affect counter operation upon active clock edges. For any particular counter, each synchronous input signal must satisfy the setup and hold times required for proper operation (i.e., it must be stable before and after active every clock edge for specified minimum times).<ref name="Keslin"/> Some counters provide a Terminal Count output which indicates that the next clock will cause overflow or underflow. This is used in various ways, including: * to implement [[Counter (digital)#Cascading|counter cascading]] (combining two or more counters to create a single, larger counter) by connecting the Terminal Count output of one counter to the Enable input of the next counter. * to dynamically change the counter modulus, by connecting Terminal Count to the counterβs Load input and applying an appropriate value to the Data inputs.
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Search
Search
Editing
Counter (digital)
(section)
Add topic