Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
Verilog
(section)
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
==Program Language Interface (PLI)== The PLI provides a programmer with a mechanism to transfer control from Verilog to a program function written in C language. It is officially [[deprecated]] by IEEE Std 1364-2005 in favor of the newer [[Verilog Procedural Interface]], which completely replaces the PLI. The PLI (now VPI) enables Verilog to cooperate with other programs written in the C language such as [[test harness]]es, [[instruction set simulator]]s of a [[microcontroller]], [[debugger]]s, and so on. For example, it provides the C functions <code>tf_putlongp()</code> <ref>{{cite web| url=https://perso.telecom-paristech.fr/guilley/ENS/20171205/TP/tp_syn/doc/IEEE_verilogHDL_1364-2001.pdf#page=652 |title=IEEE Standard Verilog® Hardware Description Language |page=652(25.38) |accessdate=2023-11-12}}</ref> and <code>tf_getlongp()</code><ref>{{cite web| url=https://perso.telecom-paristech.fr/guilley/ENS/20171205/TP/tp_syn/doc/IEEE_verilogHDL_1364-2001.pdf#page=628 |title=IEEE Standard Verilog® Hardware Description Language |page=628(25.28) |accessdate=2023-11-12}}</ref> which are used to write and read the 64-bit integer argument of the current Verilog task or function, respectively. For 32-bit integers, <code>tf_putp()</code><ref>{{cite web| url=https://perso.telecom-paristech.fr/guilley/ENS/20171205/TP/tp_syn/doc/IEEE_verilogHDL_1364-2001.pdf#page=653 |title=IEEE Standard Verilog® Hardware Description Language |page=653(25.39) |accessdate=2023-11-25}}</ref> and <code>tf_getp()</code><ref>{{cite web| url=https://perso.telecom-paristech.fr/guilley/ENS/20171205/TP/tp_syn/doc/IEEE_verilogHDL_1364-2001.pdf#page=631 |title=IEEE Standard Verilog® Hardware Description Language |page=631(25.21) |accessdate=2023-11-25}}</ref> are used.
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Search
Search
Editing
Verilog
(section)
Add topic