Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
Digital signal processing
(section)
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
== Implementation == DSP [[algorithm]]s may be run on general-purpose computers<ref>{{Cite book |last1=Weipeng |first1=Jiang |last2=Zhiqiang |first2=He |last3=Ran |first3=Duan |last4=Xinglin |first4=Wang |title=7th International Conference on Communications and Networking in China |chapter=Major optimization methods for TD-LTE signal processing based on general purpose processor |date=August 2012 |chapter-url=https://ieeexplore.ieee.org/document/6417593 |pages=797β801 |doi=10.1109/ChinaCom.2012.6417593|isbn=978-1-4673-2699-5 |s2cid=17594911 }}</ref> and [[digital signal processor]]s.<ref>{{Cite book |last1=Zaynidinov |first1=Hakimjon |last2=Ibragimov |first2=Sanjarbek |last3=Tojiboyev |first3=Gayrat |last4=Nurmurodov |first4=Javohir |chapter=Efficiency of Parallelization of Haar Fast Transform Algorithm in Dual-Core Digital Signal Processors |date=2021-06-22 |title=2021 8th International Conference on Computer and Communication Engineering (ICCCE) |url=https://ieeexplore.ieee.org/document/9467190 |publisher=IEEE |pages=7β12 |doi=10.1109/ICCCE50029.2021.9467190 |isbn=978-1-7281-1065-3|s2cid=236187914 }}</ref> DSP algorithms are also implemented on purpose-built hardware such as [[application-specific integrated circuit]] (ASICs).<ref>{{Cite journal |last=Lyakhov |first=P.A. |date=June 2023 |title=Area-Efficient digital filtering based on truncated multiply-accumulate units in residue number system 2 n - 1 , 2 n , 2 n + 1 |journal=Journal of King Saud University - Computer and Information Sciences |language=en |volume=35 |issue=6 |pages=101574 |doi=10.1016/j.jksuci.2023.101574|doi-access=free }}</ref> Additional technologies for digital signal processing include more powerful general-purpose [[microprocessor]]s, [[graphics processing unit]]s, [[field-programmable gate array]]s (FPGAs), [[digital signal controller]]s (mostly for industrial applications such as motor control), and [[stream processing|stream processors]].<ref>{{cite book |title=Digital Signal Processing and Applications |last1=Stranneby |first1=Dag |last2=Walker |first2=William |edition=2nd |publisher=Elsevier |year=2004 |isbn=0-7506-6344-8 |url=https://books.google.com/books?id=NKK1DdqcDVUC&pg=PA241}}</ref> For systems that do not have a [[real-time computing]] requirement and the signal data (either input or output) exists in data files, processing may be done economically with a general-purpose computer. This is essentially no different from any other [[data processing]], except DSP mathematical techniques (such as the [[Discrete cosine transform|DCT]] and [[FFT]]) are used, and the sampled data is usually assumed to be uniformly sampled in time or space. An example of such an application is processing [[digital photograph]]s with software such as [[Photoshop]]. When the application requirement is real-time, DSP is often implemented using specialized or dedicated processors or microprocessors, sometimes using multiple processors or multiple processing cores. These may process data using fixed-point arithmetic or floating point. For more demanding applications [[FPGA]]s may be used.<ref>{{cite web |last=JPFix |title=FPGA-Based Image Processing Accelerator |url=http://www.jpfix.com/About_Us/Articles/FPGA-Based_Image_Processing_Ac/fpga-based_image_processing_ac.html |date=2006 |access-date=2008-05-10}}</ref> For the most demanding applications or high-volume products, [[ASIC]]s might be designed specifically for the application. Parallel implementations of DSP algorithms, utilizing multi-core CPU and many-core GPU architectures, are developed to improve the performances in terms of latency of these algorithms.<ref name=":0">{{Cite book |last1=Kapinchev |first1=Konstantin |last2=Bradu |first2=Adrian |last3=Podoleanu |first3=Adrian |title=2019 13th International Conference on Signal Processing and Communication Systems (ICSPCS) |chapter=Parallel Approaches to Digital Signal Processing Algorithms with Applications in Medical Imaging |date=December 2019 |chapter-url=https://ieeexplore.ieee.org/document/9008720 |pages=1β7 |doi=10.1109/ICSPCS47537.2019.9008720|isbn=978-1-7281-2194-9 |s2cid=211686462 |url=https://kar.kent.ac.uk/80930/1/Kapinchev2019.pdf }}</ref> '''{{vanchor|Native processing}}''' is done by the computer's CPU rather than by DSP or outboard processing, which is done by additional third-party DSP chips located on extension cards or external hardware boxes or racks. Many [[digital audio workstation]]s such as [[Logic Pro]], [[Cubase]], [[Digital Performer]] and [[Pro Tools]] LE use native processing. Others, such as [[Pro Tools]] HD, [[Universal Audio (company)|Universal Audio]]'s UAD-1 and [[TC Electronic]]'s Powercore use DSP processing.
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Search
Search
Editing
Digital signal processing
(section)
Add topic