Jump to content
Main menu
Main menu
move to sidebar
hide
Navigation
Main page
Recent changes
Random page
Help about MediaWiki
Special pages
Niidae Wiki
Search
Search
Appearance
Create account
Log in
Personal tools
Create account
Log in
Pages for logged out editors
learn more
Contributions
Talk
Editing
Memory hierarchy
(section)
Page
Discussion
English
Read
Edit
View history
Tools
Tools
move to sidebar
hide
Actions
Read
Edit
View history
General
What links here
Related changes
Page information
Appearance
move to sidebar
hide
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
==Properties of the technologies in the memory hierarchy== * Adding complexity slows the ''memory hierarchy''.<ref>[[Write-combining]]</ref> * CMOx memory technology stretches the flash space in the memory hierarchy<ref>{{cite web |title = Memory Hierarchy |url = http://www.unitysemi.com/applications-memory-hierarchy.html |publisher = Unitity Semiconductor Corporation |access-date = 16 September 2009 |url-status = dead |archive-url = https://web.archive.org/web/20090805170055/http://www.unitysemi.com/applications-memory-hierarchy.html |archive-date = 5 August 2009 }}</ref> * One of the main ways to increase system performance is minimising how far down the memory hierarchy one has to go to manipulate data.<ref>{{cite web |title=Multi-Core |url=http://www.pixelbeat.org/docs/memory_hierarchy/ |author=Pádraig Brady |access-date=16 September 2009}}</ref> * Latency and bandwidth are two metrics associated with caches. Neither of them is uniform, but is specific to a particular component of the memory hierarchy.<ref name=sun>{{Cite journal | first = Ruud | last = van der Pas | title = Memory Hierarchy in Cache-Based Systems | url = http://www.sun.com/blueprints/1102/817-0742.pdf | year = 2002 | page = 26 | place = Santa Clara, California | publisher = [[Sun Microsystems]] | id = 817-0742-10}}</ref> * Predicting where in the memory hierarchy the data resides is difficult.<ref name=sun /> * The location in the memory hierarchy dictates the time required for the prefetch to occur.<ref name=sun />
Summary:
Please note that all contributions to Niidae Wiki may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see
Encyclopedia:Copyrights
for details).
Do not submit copyrighted work without permission!
Cancel
Editing help
(opens in new window)
Search
Search
Editing
Memory hierarchy
(section)
Add topic